mon - fri
9am - 7pm
Design Verification Services
Analog/Mixed Signal IC Design
Digital And Analog Layout
GLS Verification Engineer openings
ASIC Location: Bangalore Experience: 2 - 5 Years
Required Skills & Knowledge
BE/B.Tech/ME/M.Tech or equivalent in ECE/EEE.
Should be good in GLS Setup, and GLS Simulations.
Exposure to the Verification Environment – Systemverilog, OVM/UVM.
Able to write tests and debug tests independently.
Understand test plan and feature.
To learn more about Siliciom Technologies, please contact us at
get news and update